# Amendment history

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description of any change</th>
<th>Issued</th>
<th>Effective</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>1st Release</td>
<td>Edward Cheung</td>
<td>23-Apr-08</td>
</tr>
<tr>
<td>1.1</td>
<td>Added section 3.2 for “Power Up Initialization for QVGA”</td>
<td>Jessica Leung</td>
<td>30-Jul-08</td>
</tr>
<tr>
<td>1.2</td>
<td>Revised step 1 of section 4.3</td>
<td>Jessica Leung</td>
<td>21-Nov-08</td>
</tr>
<tr>
<td>1.3</td>
<td>Revised section 4 “DBC”</td>
<td>Sunny Ho</td>
<td>07-May-09</td>
</tr>
<tr>
<td></td>
<td>Added section 4.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Added section 5 “GPIO Signal)”</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Added 6800 interface in section 2.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Updated command sequence in section 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.4</td>
<td>Removed section 3.2 for “Power Up Initialization for QVGA”</td>
<td>Jessica Leung</td>
<td>25-May-09</td>
</tr>
</tbody>
</table>
TABLES

TABLE 2-1: CONNECTION BETWEEN SSD1961/2/3 AND MCU................................................................. 10
TABLE 2-2: CONNECTION BETWEEN SSD1961 AND TD028TTEC1 LCD PANEL........................................... 12
TABLE 4-1: EXAMPLES OF PROGRAMMING VALUE...................................................................................... 22
FIGURES

FIGURE 2-1: APPLICATION EXAMPLE OF SSD1961/2 ........................................................................................................... 6
FIGURE 2-2: APPLICATION EXAMPLE OF SSD1963 ............................................................................................................. 7
FIGURE 2-3: SSD1961/2 INTERFACES TO MCU (8080 INTERFACE) .................................................................................... 8
FIGURE 2-4: SSD1963 INTERFACES TO MCU (8080 INTERFACE) ....................................................................................... 8
FIGURE 2-5: SSD1961/2 INTERFACES TO MCU (6800 INTERFACE) .................................................................................. 9
FIGURE 2-6: SSD1963 INTERFACES TO MCU (6800 INTERFACE) .................................................................................. 9
FIGURE 2-7: TD028TTEC1 LCD PANEL INTERFACES TO SSD1961 .............................................................................. 11
FIGURE 3-1: VERTICAL TIMING OF TD028TTEC1 .................................................................................................................. 14
FIGURE 3-2: HORIZONTAL TIMING OF TD028TTEC1 ............................................................................................................. 14
FIGURE 4-1: POWER COMPARISON OF DBC ..................................................................................................................... 19
FIGURE 4-2: DBC EXAMPLE - ORIGINAL IMAGE .............................................................................................................. 20
FIGURE 4-3: DBC EXAMPLE - CONSERVATIVE MODE (19% BACKLIGHT SAVED) ............................................................ 20
FIGURE 4-4: DBC EXAMPLE - NORMAL MODE (31% BACKLIGHT SAVED) ........................................................................... 20
FIGURE 4-5: DBC EXAMPLE - AGGRESSIVE MODE (50% BACKLIGHT SAVED) ................................................................. 20
FIGURE 4-6: EXAMPLE OF HARDWARE CONNECTION TO BENEFIT DBC ........................................................................... 21
1 INTRODUCTION

The display trend of mobile applications is advancing from QVGA resolution to a much higher resolution such as HVGA, VGA, and beyond. However, interfacing between a processor to a higher resolution display panel module is not an easy task.

One of common disconnects is the interface of the processor versus the interface of the display panel module. The processor side usually comes with a 6800/8080-type of CPU interface which has a refresh rate of 30Hz and is often used to interface with a smart display panel module (i.e. a full frame buffer embedded inside the display driver IC). This is only possible if the targeted application is only for QVGA and below. When it comes to HVGA, VGA, or even higher resolution, the frame buffer is usually too large to be integrated inside the LCD driver due to the physical limitation of the glass that limits the aspect ratio of the LCD driver IC. Thus, the commonly found display panels at higher resolution are a dumb panel type (i.e. without a frame buffer). The interface is usually a digital RGB interface with a refresh rate of around 60Hz.

Even if the processor comes with an RGB interface, there could still have another potential issue – a much higher data throughput to be supported by the processor which might impact the performance of other features. A use case scenario of a video file playback will illustrate this idea. In this scenario, a few operations such as the operating system, file parsing, video decoding, audio decoding, color space conversion, and resizing are working simultaneously with the LCD controller. These operations are fighting for bus bandwidth against the LCD controller. When rotation is involved, this situation is even worsened.

To tackle these issues, SSD1961/2/3 display controller is designed to offer a cost-effective and a simple-to-integrate solution to the existing platforms without requiring a major overhaul of the hardware and software. In addition, an advanced Dynamic Backlight Control (DBC) algorithm is also built-in as an extra value to significantly save the power consumption of the LED backlight of the display module without sacrificing the display quality.

SSD1961/2/3 offers the following competitive advantages.

1. Conversion of 6800/8080-type CPU interface at 30fps or below to RGB interface at 60fps.
2. A full frame buffer is integrated. The processor can be shut down to save power while SSD1961/2/3 is still able to refresh the display.
3. Hardware display rotation, mirroring and windowing.
4. Minimum of 2 times reduction of data throughput requirement from the processor.
5. Tearing output signal to synchronize the incoming data with the display data.
6. Dynamic Backlight Control for LED backlight power saving.

This application note serves to provide easy-to-follow instructions by illustrating the connections to SSD1961/2/3 with the MediaTek baseband processor via the microcontroller interface and with the LCD display panel via the RGB interface. A sample initialization code is provided for reference to show how to program SSD1961/2/3 at initial stage and how to put SSD1961/2/3 into deep sleep mode. The Dynamic Backlight Control (DBC) feature is also explained.
2 HARDWARE CONNECTION

2.1 Hardware Overviews

To connect a dump panel to MCU through its smart panel interface, SSD1961/2/3 serves as a bridge to be connected as shown in Figure 2-1 and Figure 2-2.

Figure 2-1: Application example of SSD1961/2
Figure 2-2: Application example of SSD1963
2.2  Connection to MCU (8080 and 6800 interface)

If the CONF pin is connected to VDDIO, the MCU interface will be configure in 8080 mode interface. Figure 2-3 and Figure 2-4 illustrates how SSD1961/2/3 interfaces to MCU (8080 interface) smart panel interface.

If the CONF pin is connected to VSSIO, the MCU interface will be configured as 6800 mode interface. Figure 2-5 and Figure 2-6 illustrates how SSD1961/2/3 interfaces to MCU (6800 interface) smart panel interface.

Table 2-1 explains in details for signal connections.
Figure 2-5: SSD1961/2 interfaces to MCU (6800 interface)

Figure 2-6: SSD1963 interfaces to MCU (6800 interface)
## MCU Pin Name

<table>
<thead>
<tr>
<th>(6800 interface)</th>
<th>(8080 interface)</th>
<th>SSD1961/2/3 Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D/C#</td>
<td>D/C#</td>
<td>D/C#</td>
<td>High assert indicates for a DATA presenting on the data bus, while low assert indicates for a COMMAND presenting on the data bus</td>
</tr>
<tr>
<td>RW#</td>
<td>WR#</td>
<td>R/W# (WR#)</td>
<td>For 6800: High indicate read cycle and low indicate write cycle For 8080: Active low write enable</td>
</tr>
<tr>
<td>E</td>
<td>RD#</td>
<td>E(RD#)</td>
<td>For 6800: Enable signal For 8080: Active low read enable</td>
</tr>
<tr>
<td>CS#</td>
<td>CS#</td>
<td>CS#</td>
<td>Active low chip select</td>
</tr>
<tr>
<td>RESET#</td>
<td>RESET#</td>
<td>RESET#</td>
<td>Active low reset signal</td>
</tr>
</tbody>
</table>

Table 2-1: Connection between SSD1961/2/3 and MCU
2.3 Connection to LCD panel

SSD1961/2/3 contains a RGB LCD controller and multi-purpose GPIOs capable to drive an 18/24 bit RGB LCD panel. Figure 2-7 illustrates the connection between SSD1961 to TPO TD028TTEC1 LCD panel and Table 2-2 explain in detail for each signal connection.

![Diagram of SSD1961 connection to TD028TTEC1 LCD panel]

Figure 2-7: TD028TTEC1 LCD panel interfaces to SSD1961
<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Connection</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>LED+</td>
<td>Backlight Regulator</td>
<td>Backlight LED Anode</td>
</tr>
<tr>
<td>2</td>
<td>LED-</td>
<td>Backlight Regulator</td>
<td>Backlight LED Cathode</td>
</tr>
<tr>
<td>3</td>
<td>VDD_IO</td>
<td>Power Regulator</td>
<td>I/O Power Input</td>
</tr>
<tr>
<td>4</td>
<td>VDD</td>
<td>Power Regulator</td>
<td>Power Input</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>6</td>
<td>Y+</td>
<td>Touch Panel Controller Y Upper</td>
<td>Touch Panel Y Upper</td>
</tr>
<tr>
<td>7</td>
<td>X+</td>
<td>Touch Panel Controller X Left</td>
<td>Touch Panel X Left</td>
</tr>
<tr>
<td>8</td>
<td>Y-</td>
<td>Touch Panel Controller Y Lower</td>
<td>Touch Panel Y Lower</td>
</tr>
<tr>
<td>9</td>
<td>X-</td>
<td>Touch Panel Controller Right</td>
<td>Touch Panel X Right</td>
</tr>
<tr>
<td>10</td>
<td>SPI_CS</td>
<td>SSD1961 GPIO3</td>
<td>Serial Data Chip Select</td>
</tr>
<tr>
<td>11</td>
<td>SPI_SDI</td>
<td>SSD1961 GPIO2</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>13</td>
<td>SPI_CLK</td>
<td>SSD1961 GPIO1</td>
<td>Serial Data Clock</td>
</tr>
<tr>
<td>14</td>
<td>NC</td>
<td>No Connection</td>
<td>No Connection</td>
</tr>
<tr>
<td>15</td>
<td>RST</td>
<td>SSD1961 GPIO0</td>
<td>LCD Reset</td>
</tr>
<tr>
<td>16</td>
<td>B0</td>
<td>SSD1961 LDATA0</td>
<td>Blue Data Bit 0</td>
</tr>
<tr>
<td>17</td>
<td>B1</td>
<td>SSD1961 LDATA1</td>
<td>Blue Data Bit 1</td>
</tr>
<tr>
<td>18</td>
<td>B2</td>
<td>SSD1961 LDATA2</td>
<td>Blue Data Bit 2</td>
</tr>
<tr>
<td>19</td>
<td>B3</td>
<td>SSD1961 LDATA3</td>
<td>Blue Data Bit 3</td>
</tr>
<tr>
<td>20</td>
<td>B4</td>
<td>SSD1961 LDATA4</td>
<td>Blue Data Bit 4</td>
</tr>
<tr>
<td>21</td>
<td>B5</td>
<td>SSD1961 LDATA5</td>
<td>Blue Data Bit 5</td>
</tr>
<tr>
<td>22</td>
<td>G0</td>
<td>SSD1961 LDATA6</td>
<td>Green Data Bit 0</td>
</tr>
<tr>
<td>23</td>
<td>G1</td>
<td>SSD1961 LDATA7</td>
<td>Green Data Bit 1</td>
</tr>
<tr>
<td>24</td>
<td>G2</td>
<td>SSD1961 LDATA8</td>
<td>Green Data Bit 2</td>
</tr>
<tr>
<td>25</td>
<td>G3</td>
<td>SSD1961 LDATA9</td>
<td>Green Data Bit 3</td>
</tr>
<tr>
<td>26</td>
<td>G4</td>
<td>SSD1961 LDATA10</td>
<td>Green Data Bit 4</td>
</tr>
<tr>
<td>27</td>
<td>G5</td>
<td>SSD1961 LDATA11</td>
<td>Green Data Bit 5</td>
</tr>
<tr>
<td>28</td>
<td>R0</td>
<td>SSD1961 LDATA12</td>
<td>Red Data Bit 0</td>
</tr>
<tr>
<td>29</td>
<td>R1</td>
<td>SSD1961 LDATA13</td>
<td>Red Data Bit 1</td>
</tr>
<tr>
<td>30</td>
<td>R2</td>
<td>SSD1961 LDATA14</td>
<td>Red Data Bit 2</td>
</tr>
<tr>
<td>31</td>
<td>R3</td>
<td>SSD1961 LDATA15</td>
<td>Red Data Bit 3</td>
</tr>
<tr>
<td>32</td>
<td>R4</td>
<td>SSD1961 LDATA16</td>
<td>Red Data Bit 4</td>
</tr>
<tr>
<td>33</td>
<td>R5</td>
<td>SSD1961 LDATA17</td>
<td>Red Data Bit 5</td>
</tr>
<tr>
<td>34</td>
<td>GND</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>35</td>
<td>PCLK</td>
<td>SSD1961 LSHIFT</td>
<td>Pixel Clock</td>
</tr>
<tr>
<td>36</td>
<td>GND</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>37</td>
<td>VSYNC</td>
<td>SSD1961 LFRAME</td>
<td>Vertical Sync</td>
</tr>
<tr>
<td>38</td>
<td>HSYNC</td>
<td>SSD1961 LLINE</td>
<td>Horizontal Sync</td>
</tr>
<tr>
<td>39</td>
<td>DE</td>
<td>SSD1961 LDEN</td>
<td>Data Enable</td>
</tr>
</tbody>
</table>

Table 2-2: Connection between SSD1961 and TD028TTEC1 LCD panel
3 PROGRAMMING EXAMPLE

This section introduces 3 critical programming sequences for SSD1961/2/3. Section 3.1 provide an example on power up initialization, Section 3.2 provide sample code to put SSD1961/2/3 into deep sleep mode and Section 3.3 shows how to wake up SSD1961/2/3 from deep sleep mode.

3.1 Power Up Initialization for VGA panel

Power-up programming is required before using SSD1961/2/3 to display images. The following steps show an example to connect SSD1961 with a 480x640 (VGA) LCD panel - TPO TD028TTEC1.

Horizontal Total, HP = 520
Horizontal Width, HDISP = 480
Horizontal Front Porch, HFP = 24
Horizontal Back Porch, HBP = 8
Horizontal Pulse Width, HS = 8

Vertical Total, VP = 648
Vertical Width, VDISP = 640
Vertical Front Porch, VFP = 4
Vertical Back Porch, VBP = 2
Vertical Pulse Width, VS = 2

Frame Rate = 65Hz
Pixel clock = 22MHz
Input clock = 10MHz
1. Power up the system platform and assert the RESET# signal (‘L’ state) for a minimum of 100us to reset the controller.

2. Configure SSD1961’s PLL frequency

   \[
   VCO = \text{Input clock x (M + 1)} \\
   \text{PLL frequency} = \frac{VCO}{N + 1}
   \]

   * Note :
   1. 250MHz < VCO < 800MHz
   2. PLL frequency < 110MHz
   3. For a 10MHz input clock to obtain 100MHz PLL frequency, user cannot program M = 19 and N = 1. The closet setting in this situation is setting M=29 and N=2, where 10 x 30 / 3 = 100MHz.
   4. Before PLL is locked, SSD1961/2/3 is operating at input clock frequency (e.g. 10MHz), registers programming cannot be set faster than half of the input clock frequency (5M words/s in this example).

Example to program SSD1961 with M = 29, N = 2, VCO = 10M x 30 = 300 MHz, PLL frequency = 300M / 3 = 100 MHz

   WRITE COMMAND “0xE2”
   WRITE DATA “0x1D” (M=29)
   WRITE DATA “0x02” (N=2)
   WRITE DATA “0x54” (Dummy Byte)

3. Turn on the PLL

   WRITE COMMAND “0xE0”
   WRITE DATA “0x01”

4. Wait for 100us to let the PLL stable and read the PLL lock status bit.

   Wait 100us
   READ COMMAND “0xE4” (Bit 2 = 1 if PLL locked)

5. Switch the clock source to PLL
WRITE COMMAND “0xE0”  
WRITE DATA “0x03”  

6. Software Reset  
WRITE COMMAND “0x01”  

7. Configure the dot clock frequency  

For example,  
\[22\text{MHz} = 100\text{MHz} \times (\text{LCDC}_\text{FPR}+1) / 2^{20}\]  
\[
\text{LCDC}_\text{FPR} = 230686 = 0x3851D  
\]
WRITE COMMAND “0xE6”  
WRITE DATA “0x03”  
WRITE DATA “0x85”  
WRITE DATA “0x1D”  

8. Configure the LCD panel  

a. Set the panel size to 480 x 640 and polarity of LSHIFT, LLINE and LFRAME to active low  
WRITE COMMAND “0xB0”  
WRITE DATA “0x0C” // 18bit panel, disable dithering, LSHIFT: Data latch in rising edge,  
WRITE DATA “0x00” // TFT type  
WRITE DATA “0x01” // Horizontal Width: 480 - 1 = 0x1DF  
WRITE DATA “0xDF”  
WRITE DATA “0x02” // Vertical Width : 640 - 1 = 0x27F  
WRITE DATA “0x7F”  
WRITE DATA “0x00” // dummy for TFT  

b. Set the horizontal period  
WRITE COMMAND “0xB4” // Horizontal Display Period  
WRITE DATA “0x02” // HT: horizontal total period (display + non-display) – 1 = 520-1 =  
WRITE DATA “0x07” =0x0207  
WRITE DATA “0x00” // HPS: Horizontal Sync Pulse Start Position = Horizontal Pulse  
WRITE DATA “0x10” Width + Horizontal Back Porch = 16 = 0x10  
WRITE DATA “0x07” // HPW: Horizontal Sync Pulse Width - 1=8-1=7  
WRITE DATA “0x00” // FPS: Horizontal Display Period Start Position = 0x0000  
WRITE DATA “0x00”  
WRITE DATA “0x00” // LPSPP: Horizontal Sync Pulse Subpixel Start Position(for serial  
WRITE DATA “0x00” TFT interface). Dummy value for TFT interface.  

c. Set the vertical period  
WRITE COMMAND “0xB6” // Vertical Display Period  
WRITE DATA “0x02” // VT: Vertical Total (display + non-display) Period – 1  
WRITE DATA “0x87” =647=0x287  
WRITE DATA “0x00” // VPS: Vertical Sync Pulse Start Position  
WRITE DATA “0x04” Vertical Pulse Width + Vertical Back Porch = 2+2=4  
WRITE DATA “0x01” //VPW: Vertical Sync Pulse Width – 1 =1  
WRITE DATA “0x00” //FPS: Vertical Display Period Start Position = 0  
WRITE DATA “0x00”  

9. Set the back light control PWM clock frequency
PWM signal frequency = PLL clock / (256 * (PWM[7:0] + 1)) / 256

WRITE COMMAND “0xBE”     // PWM configuration
WRITE DATA “0x08”        // set PWM signal frequency to 170Hz when PLL frequency is 100MHz
WRITE DATA “0x80”        // PWM duty cycle (50%)
WRITE DATA “0x01”        // 0x09 = enable DBC, 0x01 = disable DBC

10. Configure the GPIO

WRITE COMMAND “0xB8”  
WRITE DATA “0x0E”    // Config GPIO3-1 as output, GPIO0 as input
WRITE DATA “0x01”    // shutdown control not used
WRITE COMMAND “0xBA”  
WRITE DATA “0x0E”    // Set GPIO3-1 as high

11. Turn on the display

WRITE COMMAND “0x29”   // display on

12. Config the frame buffer

   a. Setup the frame buffer vertical addressing range to “1 to 480”

      WRITE COMMAND “0x2A”     // set column address
      WRITE DATA “0x00”        // SC: 0 = 0x0000
      WRITE DATA “0x00”        
      WRITE DATA “0x01”        // EC: 480 -1 = 479 = 0x01DF
      WRITE DATA “0xDF”       

   b. Setup the frame buffer horizontal address range to “1 to 640”

      WRITE COMMAND “0x2B”     // set page address
      WRITE DATA “0x00”        //SP: 0 = 0x0000
      WRITE DATA “0x00”        
      WRITE DATA “0x02”        // EP: 640 -1 = 639 = 0x027F
      WRITE DATA “0x7F”       

13. Setup the addressing mode to rotate mode

   * Note : In this example, the screen is assumed to be presented as landscape mode. Skip this step for portrait mode.

      WRITE COMMAND “0x36”     // set address_mode
      WRITE DATA “0x60”        // bit 5 is column page swap (rotate mode), bit 6 is optional.

14. Setup the MCU interface for 18-bit data write

      WRITE COMMAND “0xF0”     // mcu interface config
      WRITE DATA “0x04”        // 18 bit interface

   * Note : The un-used data bus will be driven to ground by SSD1961, so don’t connect the un-used data bus to MCU.

15. Start to write the data to frame buffer with command “write_memory_start”

      WRITE COMMAND “0x2C”     // write memory start
WRITE DATA “...... “      // 640 x 480 display data
3.2 **Deep Sleep Mode**

SSD1961/2/3 supports deep sleep mode for power saving. To push SSD1961/2/3 entering deep sleep mode, the following statements are required to be programmed to SSD1961/2/3 registers:

1. Write command to enter sleep mode
   
   WRITE COMMAND “0x10”
   
   External LCD signals and all internal clocks would be stopped.

2. Write command set deep sleep
   
   WRITE COMMAND “0xE5”
   
   PLL would be stopped.

3. Stop CLKin (reference input clock) for power consumption

3.3 **Wake Up**

1. To wake up SSD1961/2/3, do two dummy reads to SSD1961/2/3.

2. Wait for 100us to let the PLL stable and read the PLL lock status bit.

   Wait 100us
   
   READ COMMAND “0xE4” (Bit 2 = 1 if PLL locked)

3. Turn on the display by writing:

   WRITE COMMAND “0x11”

4. Wait for 5ms
4 DYNAMIC BACKLIGHT CONTROL

Dynamic backlight control (DBC) is a unique feature of SSD1961/2/3 to reduce the power consumption of the luminance source. Content grey level scale can be increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness.

The adjusted grey level scale and the power consumption reduction depend on the content of the image.

Nowadays, backlight power consumption is a major concern in portable devices. The display backlight is the single largest power consumer in a typical portable device. It account for around 30-50% of the battery drain when the backlight is fully ON.

By deploying DBC, backlight power can be reduced up to 50%.

DBC offers a balanced solution between power saving, image quality and hardware cost.

![Power Consumption Comparison](image)

Figure 4-1: Power comparison of DBC

SSD1961/2/3 supports four different PWM modes, included normal power 1level and 3 user defined power saving levels during DBC enabled.

1. **Off Mode**
   
   DBC functionality is totally off.

2. **Conservative Mode**
   
   Optimized for UI image. Less power reduction without image quality degradation. Target power consumption reduction ratio: 10% or less.

3. **Normal Mode**
   
   Optimized for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio: more than 30%.

4. **Aggressive Mode**
Optimized for moving image. Focusing on the biggest power reduction with image quality degradation. Target power consumption reduction ratio: more than 30%

4.1 Hardware Requirement

To benefit from DBC, simply connects SSD1961/2/3’s PWM to system backlight driver as shown in Figure 4-6.
4.2 Procedures for setting up DBC

1. Choose a LED driver which support PWM with frequency from 100Hz to 1kHz.

2. Initialize Dynamic Backlight Control Parameters
   
   a. Choose the PWM frequency by set_pwm_conf (0xBE) PWMF[7:0]
      
      \[
      \text{PWM signal frequency} = \frac{\text{PLL clock}}{256 \times (\text{PWMF}[7:0] + 1)} \div 256
      \]

   b. To set manual brightness level, by set_pwm_conf (0xBE) D[7:0]

   c. To set Minimum Brightness, by set_pwm_conf (0xBE) E[7:0]

   d. To set prescaler of Transition Effect, by set_pwm_conf (0xBE) F[3:0]

The following statements show an example initializing PWM module for VGA resolution:

```
WRITE COMMAND “0xBE”  
WRITE DATA “0x01”      // set PWM signal frequency to 760Hz when PLL frequency is 100MHz
WRITE DATA “0xFF”      // Dummy for DBC enable
WRITE DATA “0x09”      // PWM enable and controlled by DBC
WRITE DATA “0xFF”      // DBC manual brightness
WRITE DATA “0x00”      // DBC minimum brightness
WRITE DATA “0x00”      // Brightness prescaler
```
5. Set the power saving level for the 3 user defined power saving modes of Conservative mode, Normal mode and Aggressive mode.

For example of VGA:

WRITE COMMAND “0xD4”
WRITE DATA “0x00”
WRITE DATA “0x16” //MSB of programming value for Conservative mode(10% of Power Saving)
WRITE DATA “0x80” //LSB of programming value for Conservative mode(10% of Power Saving)
WRITE DATA “0x00”
WRITE DATA “0x38” //MSB of programming value for Normal mode(25% of Power Saving)
WRITE DATA “0x40” //LSB of programming value for Normal mode(25% of Power Saving)
WRITE DATA “0x00”
WRITE DATA “0x87” //MSB of programming value for Aggressive mode(60% of Power Saving)
WRITE DATA “0x00” //LSB of programming value for Aggressive mode(60% of Power Saving)

The value written in each power level varies with the LCD panel resolution and user defined power saving percentage. The value equation is calculated by:

\[
\text{Screen Width(W) x Screen Height(H) x 3 (RGB) / 16 x Power saving percentage.}
\]

<table>
<thead>
<tr>
<th>Screen Width</th>
<th>Screen Height</th>
<th>% of Power Saving</th>
<th>Programming Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>640</td>
<td>480</td>
<td>10%</td>
<td>0x1680</td>
</tr>
<tr>
<td>640</td>
<td>480</td>
<td>25%</td>
<td>0x3840</td>
</tr>
<tr>
<td>640</td>
<td>480</td>
<td>60%</td>
<td>0x8700</td>
</tr>
</tbody>
</table>

Table 4-1: Examples of programming value

6. Start to use DBC

For every time changing power saving level, SSD1961 is required to be programmed by the following command. DATA value varies depending on required backlight brightness.

a. Select the power saving mode by set_dbc_conf (0xD0) A[3:2]


d. Enable DBC by set_dbc_conf (0xD0) A[0].

For example to use Aggressive mode:

WRITE COMMAND “0xD0”
WRITE DATA “0x0D” // Manual Brightness enable, Transition Effect disable, Aggressive DBC enable
5 GPIO MISC signals

There are four general purpose signals (GPIO0-3) that can act as the timing ASIC for the TFT panel. These signals are controlled by four signal generators (GEN0-3) which the rise, fall position and period can be programmed. The output of the signal generator can be toggle by pixel clock, by line or by frame. 3 sources (SRC1-3) out of the 4 signal generators are mixed by ROP (raster operation) and connect to one of the 4 GPIO ports. By doing ROP between the output of generators, the user can generate different kinds of timing signals that fulfill the requirements of different panel. ROP allow bitwise Boolean operation (e.g. AND, OR) to the 3 sources.

Toggle by pixel clock (toggle mode = 01)
The rise, fall and period are in unit of pclk.

Toggle by line (toggle mode = 10)
The rise, fall and period are in unit of hsync.

Toggle with frame (toggle mode = 11)
The rise and fall are in unit of hsync. The pattern repeats and resets at every frame. This mode will ignore the PERIOD field.
For example, GPIOx will be generated by “OR” the src1, src2 and src3 together as followings.

The ROP value is based on the below “OR” truth table:

<table>
<thead>
<tr>
<th>Src1</th>
<th>Src2</th>
<th>Src3</th>
<th>ROP</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0 (LSB)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 (MSB)</td>
</tr>
</tbody>
</table>

SRC1 = 00  // GEN0  
SRC2 = 01  // GEN1  
SRC3 = 10  // GEN2  
ROP = 1111 1110

5.1 Procedure to setup the GPIO

Example: Set GPIO0 with output after 2 pclk of vsync (rising position=2), signal pulse width is 1 pclk (falling position = 2+1 = 3) and repeat after 8 pclk (period = 8) using generator 0.

1. Set GPIO Configuration

```
WRITE COMMAND “0xB8”  
WRITE DATA “0xFF”     // set GPIO0, 1, 2, 3 as output and controlled by LCDC  
WRITE DATA “0x01”     // set GPIO0 as normal GPIO
```

2. Set LCD Gen0
Reset generator 0 with VSync
GPIO0 output after 2 pclk(rising position=2), signal period is 1 pclk (falling position = 2+1 = 3) and repeat after 8 pclk

WRITE COMMAND “0xC0”  // reset generator 0 with VSync
WRITE DATA “0x80”  // set generator 0 falling position = 2+1 = 3
WRITE DATA “0x00”  // set generator 0 rising position = 1+1 = 2
WRITE DATA “0x02”
WRITE DATA “0x00”  // Generator 0 toggle mode as toggle by pixel clock (LSHIFT)
WRITE DATA “0x08”
WRITE DATA “0x07”  // set generator 0 toggle mode with pclk and period = 8-1 = 7

3. Set GPIO0 ROP

WRITE COMMAND “0xC8”  // Select GEN0 for Src1, 2, 3 and then muxed for GPIO0
WRITE DATA “0x00”  // ROP operation between source 1, 2 and 3 for GPIO0
WRITE DATA “0xFE”  // GPIO0 with respect to the LCD signal generators using ROP operation

![Figure 5-1: GPIO MISC signal](image)

To set more GPIO, please refer to following table

<table>
<thead>
<tr>
<th>LCD Generator</th>
<th>write command</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0xC0</td>
</tr>
<tr>
<td>1</td>
<td>0xC2</td>
</tr>
<tr>
<td>2</td>
<td>0xC4</td>
</tr>
<tr>
<td>3</td>
<td>0xC6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GPIO0</th>
<th>write command</th>
</tr>
</thead>
<tbody>
<tr>
<td>with respect to the LCD signal generators using ROP operation</td>
<td>0xC8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GPIO1</th>
<th>write command</th>
</tr>
</thead>
<tbody>
<tr>
<td>with respect to the LCD signal generators using ROP operation</td>
<td>0xCA</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GPIO2</th>
<th>write command</th>
</tr>
</thead>
<tbody>
<tr>
<td>with respect to the LCD signal generators using ROP operation</td>
<td>0xCC</td>
</tr>
</tbody>
</table>
GPIO3 with respect to the LCD signal generators using ROP operation

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including “Typical” must be validated for each customer application by the customer’s technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.


http://www.solomon-systech.com